Difference between revisions of "1166 - DSP Mainboard"
From eMDeeWiki
Jump to navigationJump to searchm (moved 1166- DSP Mainboard to 1166 - DSP Mainboard) |
|||
(29 intermediate revisions by 6 users not shown) | |||
Line 1: | Line 1: | ||
− | |||
== General Info == | == General Info == | ||
Part Number: 10684 | Part Number: 10684 | ||
+ | == PCB Layout To-Do List == | ||
+ | |||
+ | <ol> | ||
+ | |||
+ | <li>Adjust the height of the PoE module to 1.02". The thickness of the PoE module is correct at 63 mils.</li> | ||
+ | <li>The PoE module has components on the back that require additional clearance. Move the PoE module down the DSP board at least 200 mils to allow clearance on the top of the enclosure.</li> | ||
+ | |||
+ | </ol> | ||
== Datasheet Links == | == Datasheet Links == | ||
+ | |||
+ | [http://search.digikey.com/scripts/DkSearch/dksus.dll?Detail&name=S9131-ND 50mil x 100 mil header] | ||
+ | |||
+ | [http://search.digikey.com/scripts/DkSearch/dksus.dll?Detail&name=S9036-ND 79 mil header] | ||
+ | |||
+ | [http://focus.ti.com/lit/ds/symlink/tms320c6424.pdf (U1)DSP: TMS320C6424] | ||
+ | |||
+ | [http://download.micron.com/pdf/datasheets/dram/ddr2/256MbDDR2.pdf (U17,18)DDR2 SDRAM] | ||
+ | |||
+ | [http://focus.ti.com/lit/an/sprab08/sprab08.pdf Implementing DDR2 PCB Layout on the TMS320C6424 DSP] | ||
+ | |||
+ | [http://www.spansion.com/Support/Datasheets/S29GL-N_01_12_e.pdf (U2)NOR Flash] | ||
+ | |||
+ | [http://ww1.microchip.com/downloads/en/DeviceDoc/21191R.pdf (U4)I2C EEPROM: 8-Lead SOIC] | ||
+ | |||
+ | [http://focus.ti.com/lit/ds/symlink/sn74cbtlv3384.pdf (U3,5,6,11,19,21)Bus Switch] | ||
+ | |||
+ | [http://focus.ti.com/lit/ds/symlink/tps54310.pdf (U7-9)DC-DC Converter] | ||
+ | |||
+ | [http://focus.ti.com/lit/ds/symlink/tps3808g09.pdf (U10,12,13)Supervisory Circuit] | ||
+ | |||
+ | [http://www.nxp.com/documents/data_sheet/PCA9515A.pdf (U14,16)I2C Bus Repeater] | ||
+ | |||
+ | [http://www.nxp.com/documents/data_sheet/74LVC32A.pdf (U15)OR Gate] | ||
+ | |||
+ | [http://www.micrel.com/_PDF/Ethernet/datasheets/KS8001-ds.pdf#page=2 (U20)Ethernet PHY Transceiver] | ||
+ | |||
+ | [http://www.st.com/stonline/books/pdf/docs/15440.pdf (P3)PoE Module] | ||
+ | |||
+ | [http://focus.ti.com/lit/ds/symlink/sn74lvc2gu04.pdf (U23)Inverter] | ||
+ | |||
+ | [http://search.digikey.com/scripts/DkSearch/dksus.dll?Detail&name=GH7256-ND (SW2)Rotary Switch] | ||
+ | |||
+ | [http://search.digikey.com/scripts/DkSearch/dksus.dll?Detail&name=380-1050-ND (P1,2) Vert RJ-45] | ||
+ | |||
+ | [http://www.ecsxtal.com/store/pdf/csm-8r.pdf (Y1)Crystal Oscillator: CSM-8A] | ||
+ | |||
+ | [http://media.digikey.com/pdf/Data%20Sheets/NDK%20PDFs/NX8045GB.pdf (Y2)Crystal Oscillator] | ||
+ | |||
+ | [http://industrial.panasonic.com/www-data/pdf/AGM0000/AGM0000CE9.pdf (L3,5,7)ELL6SH type inductor] | ||
+ | |||
+ | [http://search.digikey.com/scripts/DkSearch/dksus.dll?Detail&name=CKN9013-ND (SW1)Reset Switch] |
Latest revision as of 14:52, 22 March 2010
General Info
Part Number: 10684
PCB Layout To-Do List
- Adjust the height of the PoE module to 1.02". The thickness of the PoE module is correct at 63 mils.
- The PoE module has components on the back that require additional clearance. Move the PoE module down the DSP board at least 200 mils to allow clearance on the top of the enclosure.
Datasheet Links
Implementing DDR2 PCB Layout on the TMS320C6424 DSP
(U10,12,13)Supervisory Circuit